

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/866,656	05/30/2001	Sung-Il Park	8733.434.00	5149
30827 7:	590 04/27/2004		EXAMINER	
MCKENNA LONG & ALDRIDGE LLP			QI, ZHI QIANG	
1900 K STREE WASHINGTO			ART UNIT	PAPER NUMBER
Whoming	11, DC 2000		2871	
			DATE MAILED: 04/27/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

			M				
	Application N .	Applicant(s)					
	09/866,656	PARK ET AL.	_				
Office Action Summary	Examiner	Art Unit					
	Mike Qi	2871					
The MAILING DATE of this communication app Period for Reply	pears     n the cover sheet with the c	orresp ndence ad	aress				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of the period of t	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timel the mailing date of this on D (35 U.S.C. § 133).	y. ommunication.				
Status							
1) Responsive to communication(s) filed on 15 A	<u>pril 2004</u> .						
2a)⊠ This action is <b>FINAL</b> . 2b)☐ This	action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.					
Disposition of Claims							
4) Claim(s) 1-24 is/are pending in the application.	☑ Claim(s) <u>1-24</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.	Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-22 and 24</u> is/are rejected.							
, —	☑ Claim(s) <u>23</u> is/are objected to.						
8) Claim(s) are subject to restriction and/o	Claim(s) are subject to restriction and/or election requirement.						
Application Papers							
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
11) I he oath or declaration is objected to by the Ex	varimier. Note the attached Office	Action of form 1	10-102.				
Priority under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority document</li> <li>2. Certified copies of the priority document</li> <li>3. Copies of the certified copies of the priority application from the International Burea</li> </ul>	ts have been received. ts have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National	Stage				
* See the attached detailed Office action for a list	of the certified copies not receive	ea. '					
Attachment(s)							
1) Notice of References Cited (PTO-892)	4)  Interview Summary Paper No(s)/Mail D						
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	EN [] Notice of Information		O-152)				
. apo:(0)							

Art Unit: 2871

#### **DETAILED ACTION**

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on April 15, 2004 has been entered.

# Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-22 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant admitted prior art (AAPA) in view of US 5,748,179 (Ito et al) or US 5,739,880 (Suzuki et al) or US 6,429,908 (Lim).

Claims 1, 14, 20-22 and 24, AAPA discloses (paragraph 0002 – 0028; Figs.1-6) that generally, a liquid crystal display device having a liquid crystal panel comprising: (concerning claims 1, 14 and 20)

a first (lower) substrate (20), a second (upper) substrate (10), the first (lower) substrate (20) having a plurality of source pads (30 of Figs.3 - 4) and gate pads (28 of Figs.3 - 4) (because the FPC 40 as the gate transmitting lines

Art Unit: 2871

formed on the lower substrate 20), and the first (lower) and second (upper) substrates (20, 10) being attached;

- a first printed circuit board (source PCB 33) connected to the plurality of source pads (30 of Fig.4), and the source PCB (33) applying signals to the source pads (30 of Fig.4);
- a second printed circuit board (gate PCB 31) connected to the plurality of gate pads (28 of Fig.4), and the gate PCB (31) applying signals to the gate pads (28 of Fig.4);
- a plurality of gate transmitting lines (FPC 40 transmits the gate signals)
  formed directly on the lower substrate (20) and connecting the gate pads (28
  of Fig.4) with the source pads (30 of Fig.4), the plurality of gate transmitting
  lines (FPC 40) transmitting signals from the source PCB (33) to the gate PCB
  (31) via the gate transmitting lines (FPC 37 or 40);

(concerning claims 21-22 and 24)

the gate transmitting lines (FPC 40) transmits the gate signals, inherently, one of the gate transmitting lines transmits a gate voltage signal (the lowest voltage must be transmitted by the first transmitting line), and that must include a gate low voltage scanning signal,

AAPA does not expressly disclose one of the gate transmitting lines has a resistance that is less than the other gate transmitting lines (or the gate transmitting lines comprise two resistances), and such that the signals are transmitted without

Art Unit: 2871

distortion as claimed in claims 1, 14, 20, 22 and 24, and one of the gate transmitting lines has a resistance of below 30  $\Omega$  as claimed in claim 21.

However, Ito discloses (col.4, lines 20-45; Fig.1-4) that the <u>input wire</u> (Td) to the driving IC (i.e., transmitting gate driving signal) comprises a first conductive film (g1) and a second conductive film (d2), and the first conductive film (g1) is formed of low-resistance metal such as Al-Ta or the like and the second conductive film (d2) is formed of low-resistance metal such as Cr or the like. Because the metal Al and Cr are different metal material and that must have different resistivities and different resistances.

Furthermore, Lim discloses (col.2, lines 51-54) that the aluminum (Al) is a low resistance metal and the chromium (Cr) is a high resistance conductive metal relatively, and that is conventional, therefore, the resistance of the first conductive film (g1) is less than the resistance of the second conductive film (d2).

Ito also discloses (col.7, line 56 – col.8, line 13; Fig.5) that the resistance value from the connection portion of the <u>input wire</u> (Td) with the flexible board to the input terminal (IP) is equal to several ohms. Further, the input terminal portion itself is required to have a resistance value of several ohms. Therefore, the signal transmitting lines in LCD are required to have a resistance value of several ohms that is below 30 ohms.

Ito also indicates (col.16, lines 17 - 34) that larger resistance occurs at the gate side and at the drain side would cause the <u>distortion</u> amount of the output waveform of the driving IC is varied every wiring, and this finally causes unevenness of a display

Art Unit: 2871

image. Therefore, it is necessary to reduce the resistance of the signal transmitting lines in order to reduce the signal distortion such as a cross-talk.

Furthermore, Suzuki discloses (col.12, lines 5-27; Fig.7) that it is necessary to reduce the resistance of the output wiring (i.e., the signal transmitting lines), because the signal waveform propagation delay is dependent on the resistance of the signal transmitting lines, and causes waveform distortion due to the RC constant such as the gate lines and the capacitance loaded upon the signal transmitting lines (i.e., the RC constant). Therefore, in order to eliminate the signal distortion, the resistance of the signal input lines (such as the gate transmitting line) is set less and less. Because the larger resistance of the signal transmitting line would cause larger signal propagation delay, and that would cause signal waveform distortion, and unevenness of a display image.

Therefore, it would have been obvious to those skilled in the art at the time the invention was made to arrange one of the gate transmitting lines having two different resistances as claimed in claims 1, 14, 20, 22 and 24, and one of the gate transmitting lines having a resistance of below 30 ohms as claimed in claim 21 for preventing the unevenness of a display image, i.e., to reduce the resistance of the signal transmitting lines in order to reduce the signal distortion such as a cross-talk.

<u>Claims 2 and 15</u>, AAPA discloses (paragraph 0015-0019; Figs.3 - 4) that the plurality of gate transmitting lines (40) include at least eight signal lines for transmitting signals from the source PCB (33) to the gate PCB (31).

Art Unit: 2871

Claims 3-9 and 16-17, AAPA discloses (paragraph 0015-0019; Figs.3-4) that the gate transmitting lines (FPC 37 or 40 transmits the gate signals) include Vcom (common voltage signal line); Vgh (gate high voltage signal line); Vgl (gate low voltage signal line); Gsc and Goe (to control the signal passing through the gate line); Gsp (to control the drive IC); Vcc (power line) and Vdd (ground line).

Claims 10-12 and 18-19, AAPA discloses (paragraph 0023) that dummy pads are preferably formed in gaps between adjacent gate pads (28) and between adjacent source pads (30), so as to prevent an abnormal electrical interaction between the adjacent gate transmitting wires, and that would have been at least obvious.

Claim 13, AAPA discloses (paragraph 0020; Fig.3) that a plurality of connecting wires (i.e., the FPC 40 transmitting gate signals as the gate transmitting lines) are formed directly on the lower substrate (20).

#### Allowable Subject Matter

3. Claim 23 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record neither discloses nor teaches a liquid crystal display panel comprising various elements as claimed, more specifically, as the following:

Art Unit: 2871

The gate transmitting lines having a first resistance value for the first gate transmitting line and a second resistance value for the other gate transmitting lines, and the first resistance value is less than the second resistance value which is about  $100 \Omega$ .

The closest reference Ito discloses that the gate transmitting lines having different resistances such as several ohms, but none of the prior art of record teaches that the second resistance value is about  $100~\Omega$  as claimed in claim 23.

### Response to Arguments

4. Applicant's arguments filed Sep.17, 2003 have been fully considered but they are not persuasive.

## Applicant's only arguments are as follows:

1) None of the references teach or suggest a set of gate transmitting line having different resistances, such that the signals are transmitted without distortion as claimed in claims 1, 14 and 20.

# Examiner's responses to Applicant's only arguments are as follows:

1) The reference Ito discloses (col.4, lines 20-45; Fig.1-4) that the <u>input wire</u> (Td) to the driving IC (i.e., transmitting gate driving signal) comprises a first conductive film (g1) and a second conductive film (d2), and the first conductive film (g1) is formed of low-resistance metal such as AI-Ta or the like and the second conductive film (d2) is formed of low-resistance metal such as Cr or the like. Because the metal AI and Cr are different metal material and that must have different resistivities and different resistances. Furthermore, Lim discloses (col.2, lines 51-54) that the aluminum (AI) is a

Art Unit: 2871

low resistance metal and the chromium (Cr) is a high resistance conductive metal relatively, and that is conventional, therefore, the resistance of the first conductive film (g1) is less than the resistance of the second conductive film (d2). Ito also discloses (col.7, line 56 – col.8, line 13; Fig.5) that the resistance value from the connection portion of the input wire (Td) with the flexible board to the input terminal (IP) is equal to several ohms. Furthermore, the input terminal portion itself is required to have a resistance value of several ohms. Therefore, the signal transmitting lines in LCD are required to have a resistance value of several ohms that is below 30 ohms.

Ito also indicates (col.16, lines 17 – 34) that larger resistance occurs at the gate side and at the drain side would cause the <u>distortion</u> amount of the output waveform of the driving IC is varied every wiring, and this finally causes unevenness of a display image. Therefore, it is necessary to reduce the resistance of the signal transmitting lines in order to reduce the signal distortion such as a cross-talk.

Furthermore, Suzuki discloses (col.12, lines 5-27; Fig.7) that it is necessary to reduce the resistance of the output wiring (i.e., the signal transmitting lines), because the signal waveform propagation delay is dependent on the resistance of the signal transmitting lines, and causes waveform distortion due to the RC constant such as the gate lines and the capacitance loaded upon the signal transmitting lines (i.e., the RC constant). Therefore, in order to eliminate the signal distortion, the resistance of the signal input lines (such as the gate transmitting line) is set less and less. Because the larger resistance of the signal transmitting line would cause larger signal propagation

Art Unit: 2871

delay, and that would cause signal waveform distortion, and unevenness of a display image.

#### Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mike Qi whose telephone number is (571) 272-2299. The examiner can normally be reached on M-T 8:00 am-5:00 pm.

Page 10

Application/Control Number: 09/866,656

Art Unit: 2871

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Robert Kim can be reached on (571) 272-2293. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Mike Qi

April 21, 2004

TARIFUR R. CHOWDHURY